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Enhancement-mode E-mode n-channel InP metal-oxide-semiconductor field-effect transistors
MOSFETs with 0.75–40 m gate length fabricated on a semi-insulating substrate with
atomic-layer-deposited ALD Al2O3 as gate dielectric are demonstrated. The ALD process on III-V
compound semiconductors enables the formation of high-quality gate oxides and unpinning of
Fermi level on compound semiconductors. A 0.75 m gate length E-mode n-channel MOSFET with
an Al2O3 gate oxide thickness of 30 nm shows a gate leakage current less than 10 A/mm at the
highest gate bias of 8 V, a maximum drain current of 70 mA/mm, and a transconductance of
10 mS/mm. The peak effective mobility is 650 cm2/V s and the interface trap density of
Al2O3/ InP is estimated to be 2–31012/cm2 eV. © 2007 American Institute of Physics.
DOI: 10.1063/1.2756106
With recent announcements from Intel and IBM regard-
ing the implementation of atomic-layer-deposited ALD
high-k gate dielectrics and metal gates in high-volume manu-
facturing for upcoming complementary metal-oxide-
semiconductor CMOS integrated circuits ICs,1 the poten-
tial for novel channel materials for future CMOS ICs is
growing. By eliminating SiO2 as the gate dielectric for the
channel surface, a key advantage of Si over compound semi-
conductors is minimized; there is a growing hope that the
ALD high-k dielectrics developed for Si may also be appli-
cable to compound semiconductors. Although high-
performance depletion-mode D-mode GaAs metal-oxide-
semiconductor field-effect transistors MOSFETs have been
demonstrated by various research groups,2–8 the reported
inversion-type enhancement-mode E-mode GaAs MOS-
FETs suffer from relatively low drain current.9–11 Alterna-
tively, some efforts to improve device performance were car-
ried out to design new device structures using
heterojunctions or buried channels to improve the transport
quality of the carriers in the channels.12–14 However, this
approach is limited by its scalability to sub-100-nm gate
length.
In this letter, we report on fabricating inversion-type
E-mode n-channel MOSFETs on semi-insulating InP sub-
strates using an ALD Al2O3 gate dielectric. Although InP is a
commonly used compound semiconductor with wide appli-
cations in electronic, optoelectronic, and photonic devices,
high-k dielectric integration on InP is largely unexplored.
Compared to GaAs, InP is widely believed to be a more
forgiving material with respect to Fermi-level pinning and
has a higher electron saturation velocity 2107 cm/s as
well. Detailed Monte Carlo simulations of deeply scaled
n-MOS devices indicate that an InP channel could enable
high-field transconductance 60% higher than either Si, Ge,
or GaAs at equivalent channel length.15 It could be a viable
material for high-speed logic applications if a high-quality,
thermodynamically stable high-k dielectric could be found.
In the few reported works on InP MOSFETs since the 1980s,
SiO2 was primarily used as gate dielectric and devices suf-
fered from significant current and threshold voltage drift due
to the poor semiconductor-dielectric interface16,17. Although
Fermi-level unpinning was achieved through application of
appropriate surface treatment before SiO2 deposition, current
and effective channel mobility remained low and interface
trap density was far from applicable18–21. By implementing
ALD high-k dielectrics on InP, we are able to revisit this
historically unsolved problem and demonstrate Fermi-level
unpinning of InP surface with ALD high-k dielectrics.
Figure 1a shows the schematic cross section of the de-
vice structure of an ALD Al2O3/ InP MOSFET fabricated on
an InP semi-insulating substrate with Fe as deep level traps.
After surface degreasing and NH42S-based pretreatment,
the wafers were transferred via room ambient to an ASM
F-120 ALD reactor. A 30 nm thick Al2O3 layer was depos-
ited at a substrate temperature of 300 °C, using alternately
pulsed chemical precursors of AlCH33 the Al precursor
and H2O the oxygen precursor in a carrier N2 gas flow.
Source and drain regions were selectively implanted with a
Si dose of 11014 cm−2 at 140 keV through the 30 nm thick
aAuthor to whom correspondence should be addressed; electronic mail:
yep@purdue.edu
FIG. 1. a Cross section of an inversion-channel E-mode Al2O3/ InP MOS-
FET. b I-V characteristic of a 0.75 m mask gate length InP MOSFET
with a 30 nm ALD Al2O3 as a gate dielectric.
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Al2O3 layer. Implantation activation was achieved by rapid
thermal annealing RTA at 720 °C for 10 s in a nitrogen
ambient. The source and drain Ohmic contacts were made by
an electron beam evaporation of a combination of
AuGe/Pt/Au and a lift-off process, followed by a RTA pro-
cess at 500 °C for 30 s also in a N2 ambient. The gate elec-
trode was defined by electron beam evaporation of Ti/Au
and a lift-off process. The fabricated MOSFETs have a nomi-
nal gate length varying from 0.75 to 40 m and a gate width
of 100 m. Transfer-length-method TLM structures were
used to determine contact resistance of 2.5  mm and sheet
resistance of 230  / sq. at the implanted area. Figure 1b
shows the dc Ids-Vds characteristic with a gate bias from
0 to 8 V. The measured MOSFET has a designed gate length
at mask level Lmask of 0.75 m and a gate width Lw of
100 m. A maximum drain current of 70 mA/mm is ob-
tained at a gate bias of 8 V and a drain bias of 3 V. The gate
leakage current is below 10 A/mm under the same bias
condition, more than four orders of magnitude smaller than
the drain on current. A maximum transconductance gm
is 10 mS/mm and an output conductance is 3 mS/mm
Vg=8 V. The typical drain current drift is less than 10%
over a 4 h test period.
Figure 2a shows the effective gate length Leff and
series resistance RSD extracted by plotting channel resis-
tance Rch vs Lmask. RSD and L, which is the difference be-
tween Lmask and Leff, are determined to be 38.6  mm and











The effective electron mobility eff is weakly dependent on
gate bias from 2 to 4 V and is taken as a constant in this
calculation. RSD and Leff are determined as the intercept of
the linear fitting of Rch at different gate biases and Lmask, as
shown in Fig. 2a. The obtained RSD is consistent with the
results from the measurement by TLM technique since RSD
includes contact resistance, sheet resistance, accumulation
resistance, and spread resistance. The L is caused by the
interdiffusion of source and drain implant activations and the
proximity effect of photolithography process. To evaluate the
output characteristics more accurately, the intrinsic transfer
characteristics are calculated by substracting the series resis-
tance RSD and using effective gate length Leff instead of mask
gate length Lmask and is compared with the extrinsic one, as
shown in Fig. 2b. The intrinsic drain current and transcon-
ductance are only about 10% larger than the extrinsic ones
due to the large gate length of 20 m. Figure 2b also
shows that the subthreshold characteristic is scarcely
changed. However, the threshold voltage determined by con-
ventional method of linear region extrapolation does show
some difference, as highlighted as extrinsic threshold voltage
VT and intrinsic threshold voltage VT* in Fig. 2b. To better
extract the threshold voltage, which is an important param-
eter in E-mode device characterization, several different
methods are used to determine VT* on various gate lengths as
presented in Fig. 2c.23 It shows that the linear method may
not be appropriate to determine threshold voltage for a
non-self-aligned process. The second derivative method and
ratio method give mostly the same value at the long gate
length device and both show VT* roll-off behavior for the
submicron gate length device. Figure 2d shows the transfer
characteristics of the same device of Fig. 1b, from which
subthreshold slope and drain induced barrier lowing are
determined to be 350 mV/decade and 125 mV/V, respec-
tively. The subthreshold slope is relatively large due to the
large gate oxide thickness or the small oxide capacitance
Cox and the existing interface trap capacitance Cit. m factor is
defined as 60 mV/decade 1+Cit /Cox. From the measured
subthreshold slope, an interface trap density Dit of
2–31012/cm2 eV is determined.
Effective mobility is another important parameter to
evaluate the MOSFET performance. “Split-CV” method is
used to measure the channel capacitance which can be used
to calculate the total inversion charge in the channel by in-
tegrating the C-V curve.24 The inset of Fig. 3a is 100 kHz
C-V curve between gate and channel measured on a 40 m
gate length device from which inversion capacitance is seen
FIG. 2. a Measured channel resistance vs different mask gate lengths as a
function of gate bias. Three dashed fitting lines are used to determine RSD
and L. b Extrinsic empty and intrinsic solid drain currents and trans-
conductance vs gate bias. The dashed lines are guide for the eyes to deter-
mine the threshold voltage of the device. c The threshold voltage VT* vs
the gate length determined from five different methods using the intrinsic
I-V characteristics of devices. RM refers to the ratio method; ELR refers to
the extrapolation in the linear region method; SDL refers to second deriva-
tive logarithmic method; SD refers to second derivative method; MP refers
to match-point method. d Subthreshold characteristics of a 0.75 m de-
vice. S.S. refers to subthreshold slope and DIBL refers to drain induced
barrier lowing.
FIG. 3. a Effective electron mobility eff vs effective electric field Eeff on
InP substrate with ALD Al2O3 as a gate dielectric. Inset: split C-V to deter-
mine the total inversion charge for the mobility calculation. b C-V char-
acteristics of 8 nm Al2O3/n-InP MOS structures at multiple frequencies
from 1 MHz down to quasistatic. The data are taken at room temperature
and in the dark.
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clearly. The extracted mobility has a peak value of
650 cm2/V s around a normal electric field of 0.22 MV/cm,
as shown in Fig. 3a. The high Fe dopants in InP substrate
after high temperature annealing might affect the transport
properties. Work on undoped and p-type epi-InP layers is
ongoing.
Detailed C-V measurements of metal-oxide-
semiconductor capacitors are also carried out to evaluate the
interface quality of ALD Al2O3 on InP. 8 nm thick Al2O3 is
deposited on a n-type InP substrate at 300 °C by ALD.
500 °C postdeposition annealing only improves C-V charac-
teristics moderately for InP, as shown in Fig. 3b, in contrast
to the GaAs case4–6. The device starts to degrade signifi-
cantly after 650 °C due to the 8 nm thin Al2O3, which is not
thick enough as an encapsulation layer for InP high tempera-
ture annealing. We ascribe the frequency dispersion at accu-
mulation capacitance to the relatively high Dit at the conduc-
tion band edge, though the extrinsic parasitic effects could
also contribute to the frequency dispersion partly. The mid-
gap Dit is estimated to be around 2–310
12/cm2 eV deter-
mined by high–frequency HF—low-frequency LF meth-
ods. The value is consistent with the value determined from
the m factor. Moderate hysteresis of 100–300 mV is exhib-
ited in the C-V loops not shown. The C-V characteristics in
Fig. 3b show a clear transition from accumulation to deple-
tion for HF C-V and the inversion features for LF C-V and
quasistatic C-V indicating that the conventional Fermi-level
pinning phenomenon16–21 reported in the literature is over-
come in this ALD Al2O3/ InP sample. We attribute the un-
pinning of Fermi level to the self-cleaning ALD Al2O3 pro-
cess which removes the native oxide on the InP surface,
similar to the situation in the ALD Al2O3 on GaAs.
25,26 The
unpinning of Fermi level by ALD Al2O3 process is signifi-
cant, as it contributes to the realization of enhancement-
mode MOSFET on InP, as demonstrated in Fig. 1b.
In summary, an inversion-type E-mode n-channel InP
MOSFET fabricated on a semi-insulating substrate with
ALD Al2O3 as gate dielectric is fabricated. A maximum
drain current of 70 mA/mm and a peak effective mobility of
650 cm2/V s are achieved. Unpinning of Fermi level in InP
using ALD Al2O3 as the gate dielectric is demonstrated with
the midgap Dit2–31012/cm2 eV determined by m fac-
tor and HF-LF methods. ALD high-k / InP is a promising ma-
terial system for ultimate CMOS technology due to its po-
tentially higher electron mobility and saturation velocity
compared to Si.
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